

AMSTRAD CPC / CRTC 1

SHAKER V1.9 OUTPUT

LOGON SYSTEM 2021 / LONGSHOT

More information about CRTC in Amstrad Cpc Crtc Compendium
("con de chat canadien")


Sommaire


UPDATE VRAM VS CRTC.....	3
SKEW DISP ON R0 RUPTURE	6
INTERRUPT DELAY FROM R2	9
UPDATE CRTC R0 TIMING.....	11
R13 UPDATE IN 4 USEC SCREENS (R0=3).....	12
R13 UPDATE IN 2 USEC SCREENS (R0=1).....	15
R13 UPDATE IN 1 USEC SCREENS (R0=0).....	18
GATE ARRAY PIXELISATION	21
GATE ARRAY INKERISATION	22
GATE ARRAY MODERISATION	24
HSYNC DELAY ON MODE UPDATE, R2 UPDATE/R3 LENGTH 2 to 0	25
R2 UPDATE DURING & AFTER HSYNC	27
R3 UPDATE DURING HSYNC	31
R4 & R9 CHECKING.....	36
VSYNC CONDITIONS	37
R1 STORIES	39
R6 STORIES	43
RVNI (NON INVISIBLE VERTICAL RUPTURE)	49
ANALYZER / FORCED STABILISATION ON R0=0.....	51
R5 SCANNER (for CRTC 1).....	54
R5 STORIES / INTERACTIVE TEST.....	56
OFFSET UPDATE	57
« RVMB ».....	59
BOUNGA : CRTC 2 R4=R9=0 FORCED	72
INTERLACE VM	73
INTERLACE C4/C9 COUNTERS	75
INTERLACE CRTC 2 C9 STRANGER THING.....	87
FAKE VSYNC ON CRTC 2	88
CRTC 2 FIND C0 MIN.....	90
CRTC 2 - 1 LINE RUPTURE.....	91
CRTC 1 – BUG OUTI R0	92
CRTC 1- BE00 CHECK	94

UPDATE VRAM VS CRTIC


```

CPC SHAKER 1.9 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTIC (79 TST) (F9) MODULE 1
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(O) CRTIC 2 RUMB
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
    
```





Note : WinApe 2.0 Beta 3 wrong on LDI (page 3) and EX(SP),HL (page 4) (Ok with others instructions)



INTERRUPT DELAY FROM R2

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```

```
DELAY BETWEEN HSYNC (C0=R2) AND INTERRUPTION (INT)
WHEN R3=0E, INTERRUPT OCCURS #0F uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0D, INTERRUPT OCCURS #0E uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0C, INTERRUPT OCCURS #0D uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0B, INTERRUPT OCCURS #0C uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0A, INTERRUPT OCCURS #0B uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=09, INTERRUPT OCCURS #0A uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=08, INTERRUPT OCCURS #09 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=07, INTERRUPT OCCURS #08 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=06, INTERRUPT OCCURS #07 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=05, INTERRUPT OCCURS #06 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=04, INTERRUPT OCCURS #05 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=03, INTERRUPT OCCURS #04 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=02, INTERRUPT OCCURS #03 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=01, INTERRUPT OCCURS #02 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=00, INTERRUPT OCCURS #FF uSEC AFTER C0=R2 (#FF=NO INT)

USYNC DURATION (S=&180 ON CRT 0,3,4)(0=&400 ALL CRT / n=&400 CRT 1,2)
R3 High=6 )) SIZE=&0400 uSEC
R3 High=0 )) SIZE=&0400 uSEC

DELAY OF 'CALL TO #38' ON INTERRUPTION IS 05 uSEC (RST#38=4 uSEC)

CRTIC 1
```

```

DELAY BETWEEN HSYNC (C0=R2) AND INTERRUPTION (IM2)
WHEN R3=0E, INTERRUPT OCCURS #0F uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0D, INTERRUPT OCCURS #0E uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0C, INTERRUPT OCCURS #0D uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0B, INTERRUPT OCCURS #0C uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0A, INTERRUPT OCCURS #0B uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=09, INTERRUPT OCCURS #0A uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=08, INTERRUPT OCCURS #09 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=07, INTERRUPT OCCURS #08 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=06, INTERRUPT OCCURS #07 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=05, INTERRUPT OCCURS #06 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=04, INTERRUPT OCCURS #05 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=03, INTERRUPT OCCURS #04 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=02, INTERRUPT OCCURS #03 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=01, INTERRUPT OCCURS #02 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=00, INTERRUPT OCCURS #FF uSEC AFTER C0=R2 (#FF=NO INT)

```

HSYNC DURATION (S=8180 ON CRT 0,3,4)(D=8400 ALL CRT / n=8400 CRT 1,2)

IR3 High=0 >> SIZE=80400 uSEC
 IR3 High=0 >> SIZE=80400 uSEC

DELAY OF INTERRUPTION CALL (IM2) IS 07 uSEC

CRTC 1

UPDATE CRTC R0 TIMING

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!
```

```
R0=3F / CRTC 10 ON R0 (OUT(C) C)
OK: C0=..3F..40..41.. / NO: C0=..3F..00..01..


UPDATE R0=7F, OUT ON HCC=39 :OK
UPDATE R0=7F, OUT ON HCC=3A :OK
UPDATE R0=7F, OUT ON HCC=3B :OK
UPDATE R0=7F, OUT ON HCC=3C :OK
UPDATE R0=7F, OUT ON HCC=3D :OK
UPDATE R0=7F, OUT ON HCC=3E :NO
UPDATE R0=7F, OUT ON HCC=3F :NO

OUTI ON C0vs=#3c:01 (01:IO ON 5TH NOP / 00:IO ON 4TH NOP)
```

CRTC 1


R13 UPDATE IN 2 USEC SCREENS (R0=1)

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD, UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```




R13 UPDATE IN 1 USEC SCREENS (R0=0)

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```



GATE ARRAY PIXELISATION

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```




GATE ARRAY MODERISATION


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```



HSYNC DELAY ON MODE UPDATE, R2 UPDATE/R3 LENGTH 2 to 0


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD, UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```





R2 UPDATE DURING & AFTER HSYNC

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```



R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON CB=#0D0E0F10, OUT R2,#12 (+ R2=#2E ON CB=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 1


R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON CB=#0D0E0F10, OUT R2,#13 (+ R2=#2E ON CB=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26


CRTC 1

R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON CB=#0D0EBF10, OUT R2,#14 (+ R2=#2E ON CB=#23)




CRTC 1

R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON CB=#0D0EBF10, OUT R2,#15 (+ R2=#2E ON CB=#23)



R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON C0=#0D0E0F10, OUT R2,#16 (+ R2=#2E ON C0=#23)


00	02	04	06	08	0A	0C	0E	10	12	14	16	18	1A	1C	1E	20	22	24	26
01	03	05	07	09	0B	0D	0F	11	13	15	17	19	1B	1D	1F	21	23	25	27



00000000

R3 UPDATE DURING HSYNC

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```



R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R3,#01 (+ R2=#2E ON CO=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 1

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R3,#02 (+ R2=#2E ON CO=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 1

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CB=#0D0E0F10, OUT R3,#03 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 1

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CB=#0D0E0F10, OUT R3,#04 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

CRTC 1

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R3,#05 (+ R2=#2E ON CO=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 1

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R3,#06 (+ R2=#2E ON CO=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 1

R3 UPDATE DURING HSYNC

R2=#0E / R3=10 / ON C0=#0D0E0F10, OUT R3.#07 (+ R2=#2E ON C0=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 1

R4 & R9 CHECKING

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```

```
RESULT OF CRT-R4 & R9 CHECK
PREV R9=7 R4=38 >> UPD R9=1 WHEN C9=3>>C9=0 (OK FOR CRT 3+4 ONLY):xR0x
PREV R9=7 R4=38 >> UPD R4=1 WHEN C4=1 & C9=7 >> C4=0 :OK
PREV R9=7 R4=38 >> UPD R4=0 WHEN C4=1 & C9=7 >> C4=2 (Ovf) :OK
PREV R9=7 R4=38 >> UPD R9=0 WHEN C4=1 & C9=0 (UPD FROM C0vsio)(00=Upd Ok)
>>3C=00/3D=00/3E=00/3F=00/00=01/01=01/02=01/03=01/04=01/05=01
PREV R9=7 R4=38 >> UPD R4=1 WHEN C4=1 & C9=7 (UPD FROM C0vsio)(01=C4 ovf)
>>3C=00/3D=00/3E=00/3F=00/00=01/01=01/02=01/03=01/04=01/05=01
PREV R9=7 R4=1 >> UPD R9=1 WHEN C4=1, C9=7, LASTLINE FROM C0=#29 R2=#2E(01:C9=0)
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
PREV R9=7 R4=1 >> UPD R4=3 WHEN C4=1 & C9=7 (LAST LINE):00 (00:C4ovf 01:C4=0)
PREV R9=7 R4=1 >> UPD R4=0 WHEN C4=1 & C9=7 (UPD FROM C0vsio)(01:C4=0 00:C4 ovf)
>>3C=00/3D=00/3E=00/3F=00/00=01/01=01/02=01/03=01/04=01/05=01
```

CRTIC 1


VSYNC CONDITIONS

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```

```
USYNC MANAGEMENT DURING R3
R3 APPLIED ON ALL VALUES OF C4
R2=50, R3=12, R0=63 :V1=#5E, V2=#5F
R2=50, R3=13, R0=63 :V1=#5E, V2=#5F
R2=50, R3=14, R0=63 :V1=#5E, V2=#5F
R2=50, R3=15, R0=63 :V1=#5E, V2=#5F
R3 APPLIED ON ALL VALUES OF C4, EXCEPTED WHEN C4=R7 (C9=0)(THEN R3=12)
R2=50, R3=12, R0=63 :V1=#5E, V2=#5F
R2=50, R3=13, R0=63 :V1=#5E, V2=#5F
R2=50, R3=14, R0=63 :V1=#5E, V2=#5F
R2=50, R3=15, R0=63 :V1=#5E, V2=#5F
R2=50, R3=15, R0=63 :V1=#5E, V2=#5F ON PREVIOUS LINE
USYNC CONDITIONS IN HSYNC (R2=#2E/R3=14)
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=0, C0v=#3A:#5F
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=0, C0v=#3E:#5F
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=1, C0v=#3A:#5F
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=1, C0v=#3E:#5F
PPI STATUS Svs BEFORE R7=C4 :#5E
PPI STATUS Svs AFTER UPD R7(>)C4 (R7=C4 BEFORE)(USYNC CANCEL)(C9=0):#5F
PPI ST C0=46 15 LINES AFTER R7=C4 ON C0vsio=#1E:5F,5F,5F,5F,5E,5E
CRTIC 1
```


R1 STORIES

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```



CRTC 1 R1 STORIES
STORY 2 : R1) R0 WHEN C9=R9 & C9<)R9
PROCESS : UPDATE R1 ON 16 LINES (64 x 7, 40 (C9=7))+(40 x 7, 64(C9=7))
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
(L1)AT #C000+(5x80)
(L2)AT #C000+(6x80)
(L2)AT #C000+(6x80)
(L3)AT #C000+(7x80)

CRTC 1 R1 STORIES
STORY 3 : R1=0 EFFECT (EACH LINE : 4 x OUT R1,0/OUT R1,40)
PROCESS : UPDATE R1=0 FOR 4x8 Lines FROM C0=3C, C0=3D, C0=3E, C0=3F
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27


R6 STORIES

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!
```




CRTC 1 R6 STORIES (3 RUPTURES ON SCREEN)
T01-R6=0 IN 5 SEC. (PRESS SPACE, OR WAIT 4 SEC IN AUTO MODE)


CRTC 1 R6 STORIES (3 RUPTURES ON SCREEN)
T02-50 L. PATCHWORK R6-0/8 FROM VERY 1ST LINE OF MIDDLE SCREEN RUPT (C4-0,C9-0)




CRTC 1 R6 STORIES (3 RUPTURES ON SCREEN)
T03-50 L. PATCHWORK R6-0/8 FROM 2ND LINE OF MIDDLE SCREEN RUPTURE (C4-0,C9-1)



CRTC 1 R6 STORIES (3 RUPTURES ON SCREEN)
T04-1ST LINE IN DISPLAY AREA : SEQUENCE R6=0/R6=8/ WHEN R1>R0



CRTC 1 R6 STORIES (3 RUPTURES ON SCREEN)
T05-50 L. FROM 2ND LINE IN DISP AREA : PATCHWORK R6=0/R6=8/ WHEN R1>R0



CRIC 1 R6 STORIES -AGAIN-
T06A-ON C4=9/C9=0 PATCHWORK R6=9/25 IN DISP AREA FOR 64 LINES

CRIC 1 R6 STORIES -AGAIN-
T06B-ON C4=9/C9=1 PATCHWORK R6=9/25 IN DISP AREA FOR 64 LINES

CRTC 1 R6 STORIES -AGAIN-
TOBC-ON C4=9/C9=1 PATCHWORK R6=8/25 IN DISP AREA FOR 64 LINES

[REDACTED] [REDACTED] [REDACTED] [REDACTED]
CRTC 1 R6 STORIES -LAST LINE-
R6=8/FF FROM C8=2 ON C4=R4, C9=8..7, PREVIOUS R6=R4+1

..7, PREVIOUS R6=R4+1

CRTC 1 R6 STORIES -LAST LINE-
R6=8/FF FROM C8=2 ON C4=R4, C9=8

CRTC 1 R6 STORIES -LAST LINE-
R6=0/TF FROM C0=2 IN U.ADJ ZONE (R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

(R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

CRTC 1 R6 STORIES -LAST LINE-
R6=0/TF FROM C0=2 IN U.ADJ ZONE


CRTC 1 R6 STORIES -LAST LINE-
R6=R4+1/TF FROM C0=2 IN U.ADJ ZONE (R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3



(R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

CRTC 1 R6 STORIES -LAST LINE-
R6=R4+1/TF FROM C0=2 IN U.ADJ ZONE

RVNI (NON INVISIBLE VERTICAL RUPTURE)

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RVNI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```





ANALYZER / FORCED STABILISATION ON R0=0

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```





CRTC ANALYZER

PRESS KEY 1 TO 8: IDENTIFY THE 1ST FLASHING COLOR UNDER 1ST PATCHWORK LINE AT >>>x<<< X POS

TEST R04 : R0=0 WHEN R4=0, R9=0


R4 SYNC FOUND:#2B

NOTE : EXCEPT INK 0 + RED/WHITE RASTER, ONLY ONE EXTRA INK EACH 2ND BLOCK

CRTC 1


R5 STORIES / INTERACTIVE TEST

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE VRAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```




OFFSET UPDATE

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```



CRTIC 1 UPD R12/R13=#1000 CRT 2 ON C4=R4=1, C9=7, R1=R28
UPD R12 ON C0ucc=#00




« RVMB »


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!


(0) CRTIC 2 RVMB
(F0) BOUNGA: CRTIC 2 ZERO!
(F1) INTERLACE VM (27 TST)
```































BOUNGA : CRTC 2 R4=R9=0 FORCED

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!
```

(0) CRTC 2 RUMB
(F0) BOUNGA:CRTC 2 ZERO!
(F1) INTERLACE VM (27 TST)



INTERLACE VM

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!

(O) CRTIC 2 RUMB
(F0) BOUNGA: CRTIC 2 ZERO!
(F1) INTERLACE VM (27 TST)
```

```
CRTIC 1 INTERLACE VIDEO MODE
CALC WITH R6=#19:
R8-3 ON LINE 0 : FRAME SIZE=#2740 usec (R9=7)(R7=0)
R8-3 ON LINE 1 : FRAME SIZE=#2760 usec (R9=7)(R7=0)
R8-3 ON LINE 2 : FRAME SIZE=#2780 usec (R9=7)(R7=0)
R8-3 ON LINE 3 : FRAME SIZE=#27A0 usec (R9=7)(R7=0)
R8-3 ON LINE 4 : FRAME SIZE=#27C0 usec (R9=7)(R7=0)
R8-3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=#43C0 usec (R9=7)(R7=0)
CALC WITH R6=#7F:
R8-3 ON LINE 0 : FRAME SIZE=#2740 usec (R9=7)(R7=0)
R8-3 ON LINE 1 : FRAME SIZE=#2760 usec (R9=7)(R7=0)
R8-3 ON LINE 2 : FRAME SIZE=#2780 usec (R9=7)(R7=0)
R8-3 ON LINE 3 : FRAME SIZE=#27A0 usec (R9=7)(R7=0)
R8-3 ON LINE 4 : FRAME SIZE=#27C0 usec (R9=7)(R7=0)
R8-3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=#43C0 usec (R9=7)(R7=0)
R7-18 BEFORE R6
CALC WITH R6=#19:
R8-3 ON LINE 0 : FRAME SIZE=#1820 usec (R9=7)(R7=0)
R8-3 ON LINE 1 : FRAME SIZE=#1860 usec (R9=7)(R7=0)
R8-3 ON LINE 2 : FRAME SIZE=#1860 usec (R9=7)(R7=0)
R8-3 ON LINE 3 : FRAME SIZE=#18A0 usec (R9=7)(R7=0)
R8-3 ON LINE 4 : FRAME SIZE=#18A0 usec (R9=7)(R7=0)
R8-3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=#25C0 usec (R9=7)(R7=0)
```

```

CRIC 1 INTERLACE VIDEO MODE
RR8:0 UPDATE DELAY + 0 FRAME DELAY
RR8:0 ON C8=0, C8=#3D : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=0, C8=#3E : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=0, C8=#3F : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=1, C8=#00 : FRAME SIZE=#2780 usec (R9=7)
RR8:0 ON C8=1, C8=#01 : FRAME SIZE=#2760 usec (R9=7)
RR8:0 UPDATE DELAY + 0 FRAME DELAY
RR8:0 ON C8=0, C8=#3D : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=0, C8=#3E : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=0, C8=#3F : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=1, C8=#00 : FRAME SIZE=#2780 usec (R9=7)
RR8:0 ON C8=1, C8=#01 : FRAME SIZE=#2760 usec (R9=7)
RR8:0 UPDATE DELAY + 1 FRAME DELAY
RR8:0 ON C8=0, C8=#3D : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=0, C8=#3E : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=0, C8=#3F : FRAME SIZE=#2740 usec (R9=7)
RR8:0 ON C8=1, C8=#00 : FRAME SIZE=#2780 usec (R9=7)
RR8:0 ON C8=1, C8=#01 : FRAME SIZE=#2760 usec (R9=7)
RR8:0 DELAY FOR EVEN+ODD FRAME (E/O R6=50/50, 7E/50, 50/7E, 7E/7E)
RR8:0 ON LINE 0 : FRAME SIZE=#9060 usec (R9=7)(R7=0)
RR8:0 ON LINE 0 : FRAME SIZE=#9060 usec (R9=7)(R7=0)
RR8:0 ON LINE 0 : FRAME SIZE=#9060 usec (R9=7)(R7=0)
RR8:0 ON LINE 0 : FRAME SIZE=#9060 usec (R9=7)(R7=0)

```

INTERLACE C4/C9 COUNTERS

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0


(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

CRTC 1 INTERLACE ON TESTS - C4/C9 COUNTING IN IVM PERIOD (MAGNIFY 20X)

NEXT SCREEN : C4=6, C9=0 >> UPD R9=7, R8=3 (+310S)
EXIT IVM MODE ON C9=0 >> UPD R9=7, R8=0


AUTOSHNC ON PREVIOUS SCREEN TEST: R4=0xx R5=0xx



CRTC 1 INTERLACE ON TESTS - C4/C9 COUNTING IN IVM PERIOD (NAUVE ZONE)

NEXT SCREEN : C4=6, C9=1 >> UPD R9=7, R8=3 (+310S)
EXIT IVM MODE ON C9=0 >> UPD R9=7, R8=0


AUTOSYNC ON PREVIOUS SCREEN TEST: R4=82A R5=800



CRTC 1 INTERLACE ON TESTS - C4/C9 COUNTING IN IOM PERIOD (MOVE ZONE)

NEXT SCREEN : C4=6, C9=2 >> UPD R9=7, R8=3 (+310S)
EXIT IOM MODE ON C9=0 >> UPD R9=7, R8=0


AUTOSYNC ON PREVIOUS SCREEN TEST: R4=029 R5=006




CRTC 1 INTERLACE ON TESTS - C4/C9 COUNTING IN 10M PERIOD (MOVIE ZONE)

NEXT SCREEN : C4=6, C9=3 >> UPD R9=7, R8=3 (+3105)
EXIT IUM MODE ON C9=0 >> UPD R9=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=029 R5=006








CRIC 1 INTERLACE VM TESTS - C4/C9 COUNTING IN VM PERIOD (MOVIE ZONE)



NEXT SCREEN : C4=6, C9=5 >> UPD R9=7, R8=3 (+310S)
EXIT VM MODE ON C9=0 >> UPD R9=7, R8=0



AUTOSYNC ON PREVIOUS SCREEN TEST: R4=R29 R5=R04














INTERLACE CRTC 2 C9 STRANGER THING

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

TEST FOR CRTC 2

FAKE VSYNC ON CRTC 2

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE VSYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

TRYING FAKE VSYNC VIA PPI PORT B MIDDLE SCREEN
FAKE VSYNC OK IF VSYNC BLACK BAND

TRYING FAKE VSYNC VIA PPI PORT B MIDDLE SCREEN
FAKE VSYNC OK IF VSYNC BLACK BAND

TRYING FARE USING VIA PPI PORT B MIDDLE SCREEN
FARE USING OR IF USING BLACK BAND

CRTC 1

CRTC 2 FIND C0 MIN

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

TEST FOR CRTC 2

CRTC 2 - 1 LINE RUPTURE

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

TEST FOR CRTC 2

CRTC 1 - BUG OUTI R0

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

CHECKING BUG OUTI ON R0 UPDATE WHEN C0=0
ON C4=C9=0, 1ST R0=49/2ND R0 'OUTI'=6 FOR 14 usec ON C0vs=46
CRTC 1

CHECKING BUG OUTI ON R0 UPDATE WHEN C0=0
ON C4=C9=0, 1ST R0=49/2ND R0 'OUTI'=6 FOR 14 usec ON C0vs=46
CRTC 1

CHECKING BUG OUTI ON R0 UPDATE WHEN C0=0
ON C4=C9=0, 1ST R0=49/2ND R0 'OUTI'=6 FOR 14 usec ON C0vs=46
CRTC 1

CHECKING BUG OUTI ON RB UPDATE WHEN CB=0
ON C4=C9=0, 1ST RB=49/2ND RB 'OUT(C),r8'=6 FOR 14 usec ON CBvs=48
CRIC 1

CHECKING BUG OUTI ON RB UPDATE WHEN CB=0
ON C4=C9=0, 1ST RB=49/2ND RB 'OUT(C),r8'=6 FOR 14 usec ON CBvs=48
CRIC 1

CHECKING BUG OUTI ON RB UPDATE WHEN CB=0
ON C4=C9=0, 1ST RB=49/2ND RB 'OUT(C),r8'=6 FOR 14 usec ON CBvs=48
CRIC 1

CRTC 1- BE00 CHECK

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

```
CRTC 1 - BE00 CHECK
FROM C0=#3A BEFORE 1ST LIGNE (C9=C0=C4=0), EVERY 6 USEC (INI+INC B) :
20,00,00,00,00,00,00,00,00,00,00,00
FROM C0=#20 ON VERY LAST LINE BEFORE C4=R6, EVERY 6 USEC (INI+INC B) :
00,00,00,00,00,20,20,20,20,20,20,20
FIRST DETECTION (BIT 5=0) WITH IN A,(C) WHEN C0=#3D
FIRST DETECTION (BIT 5=1) WITH IN A,(C) WHEN C0=#3D
STATUS WHILE R6=0 IN DISPLAY AREA (C4=1,C9=0):#00
STATUS WHILE R6=0 IN DISPLAY AREA (C4=1,C9=1):#00
STATUS BEFORE R31 SEL:#20, AFTER SEL :#20
STATUS 5 us AFTER R31 READ :#20, READ VALUE=#FF
STATUS 5 us AFTER R31 WRITE :#20
STATUS 4 us AFTER STATUS READ :#20
READ R31, LOOKING STATUS UPDATE IN FULL FRAME (0:NO/1 YES):#01
```