

AMSTRAD CPC / CRTC 2

SHAKER V1.9 OUTPUT

LOGON SYSTEM 2021 / LONGSHOT

More information about CRTC in Amstrad Cpc Crtc Compendium
("con de chat canadien")

Sommaire

UPDATE VRAM VS CRTC.....	3
SKEW DISP ON R0 RUPTURE	6
INTERRUPT DELAY FROM R2	8
UPDATE CRTC R0 TIMING.....	10
R13 UPDATE IN 4 USEC SCREENS (R0=3).....	11
R13 UPDATE IN 2 USEC SCREENS (R0=1).....	11
R13 UPDATE IN 1 USEC SCREENS (R0=0).....	12
GATE ARRAY PIXELISATION	13
GATE ARRAY INKERISATION	14
GATE ARRAY MODERISATION	16
HSYNC DELAY ON MODE UPDATE, R2 UPDATE/R3 LENGTH 2 to 0	17
R2 UPDATE DURING & AFTER HSYNC	19
R3 UPDATE DURING HSYNC	23
R4 & R9 CHECKING.....	28
VSYNC CONDITIONS	29
R1 STORIES	31
R6 STORIES	35
RVNI (NON INVISIBLE VERTICAL RUPTURE)	42
ANALYZER / FORCED STABILISATION ON R0=0.....	44
R5 SCANNER (for CRTC 1).....	45
R5 STORIES / INTERACTIVE TEST.....	46
OFFSET UPDATE	47
« RVMB ».....	49
BOUNGA : CRTC 2 R4=R9=0 FORCED	60
INTERLACE VM	61
INTERLACE C4/C9 COUNTERS	63
INTERLACE CRTC 2 C9 STRANGER THING.....	74
FAKE VSYNC ON CRTC 2	75
CRTC 2 FIND C0 MIN.....	77
CRTC 2 - 1 LINE RUPTURE.....	82
CRTC 1 – BUG OUTI R0.....	84
CRTC 1- BE00 CHECK	85

UPDATE VRAM VS CRTIC

CPC SHAKER 1.9 / LONGSHOT, LOGON SYSTEM

(F9) MODULE 1

- (1) UPDATE VRAM VS CRTIC (79 TST)
- (2) SKEW DISP ON R0 RUPTURE (5 TST)
- (3) INTERRUPT DELAY FROM R2 (18 CALC)
- (4) UPDATE CRTIC R0 TIMING (7 TST)
- (5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
- (6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
- (7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
- (8) GATE ARRAY PIXELISATION
- (9) GATE ARRAY INKERISATION (3 TST)
- (E) GATE ARRAY MODERISATION
- (R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
- (T) R2 UPD DURING & AFTER HSYNC (6 TST)
- (Y) R3 UPD DURING HSYNC (8 TST)
- (U) R4 & R9 CHECKING
- (I) USYNC CONDITIONS (16 TST)
- (O) R1 STORIES (7 TST)
- (P) R6 STORIES (11 TST)
- (Q) CRTIC 2 RUMB
- (CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
- (CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
- (COPY) CRTIC 2 OFFSET
- (DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT <> CRTIC CAR DISPLAY
- !! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!

Operation	Timing / Parameters
LD(HL),A	USYNC+6144usec (+ n x 64), OFFSET PTR HL=00, A=HFF
LD(HL),A	USYNC+6144usec (+ n x 64), OFFSET PTR HL=01, A=HFF
LD(HL),A	USYNC+6144usec (+ n x 64), OFFSET PTR HL=02, A=HFF
LD(HL),A	USYNC+6144usec (+ n x 64), OFFSET PTR HL=03, A=HFF
LD(aaaa),HL	USYNC+6144usec (+ n x 64), OFFSET PTR=04, H=HFF L=#55
LD(aaaa),HL	USYNC+6144usec (+ n x 64), OFFSET PTR=05, H=HFF L=#55
LD(aaaa),HL	USYNC+6144usec (+ n x 64), OFFSET PTR=06, H=HFF L=#55
LD(aaaa),HL	USYNC+6144usec (+ n x 64), OFFSET PTR=07, H=HFF L=#55
LD(aaaa),HL	USYNC+6144usec (+ n x 64), OFFSET PTR=08, H=HFF L=#55
PUSH DE	USYNC+6144usec (+ n x 64), OFFSET PTR=07, D=HFF E=#55
PUSH DE	USYNC+6144usec (+ n x 64), OFFSET PTR=06, D=HFF E=#55
PUSH DE	USYNC+6144usec (+ n x 64), OFFSET PTR=05, D=HFF E=#55
PUSH DE	USYNC+6144usec (+ n x 64), OFFSET PTR=04, D=HFF E=#55
PUSH DE	USYNC+6144usec (+ n x 64), OFFSET PTR=03, D=HFF E=#55
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=00
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=01
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=02
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=03
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=04
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=05
LD(HL),#FF	USYNC+6144usec (+ n x 64), OFFSET PTR HL=06

CRTIC 2 , TZSV V 1.1, PG 1


```


00000000000000000001111111111111111111222222222222222222233333333333333333334444444444444444444
0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF
LD(IX+0),#FF OFFSET PTR IX=07
LD(IX+0),#FF OFFSET PTR IX=08
LD(IX+0),#FF OFFSET PTR IX=09
LD(IX+0),#FF OFFSET PTR IX=0A
LD(IX+0),#FF OFFSET PTR IX=0B
LD(IX+0),#FF OFFSET PTR IX=0C
LD(IX+0),E OFFSET PTR IX=07, E=#FF
LD(IX+0),E OFFSET PTR IX=08, E=#FF
LD(IX+0),E OFFSET PTR IX=09, E=#FF
LD(IX+0),E OFFSET PTR IX=0A, E=#FF
LD(IX+0),E OFFSET PTR IX=0B, E=#FF
LD(IX+0),E OFFSET PTR IX=0C, E=#FF
LD(aaaa),DE OFFSET PTR=07, D=#FF E=#55
LD(aaaa),DE OFFSET PTR=08, D=#FF E=#55
LD(aaaa),DE OFFSET PTR=09, D=#FF E=#55
LD(aaaa),DE OFFSET PTR=0A, D=#FF E=#55
LD(aaaa),IX OFFSET PTR=07, IXH=#FF IXL=#55
LD(aaaa),IX OFFSET PTR=08, IXH=#FF IXL=#55
LD(aaaa),IX OFFSET PTR=09, IXH=#FF IXL=#55
LD(aaaa),IX OFFSET PTR=0A, IXH=#FF IXL=#55
LD(aaaa),A OFFSET PTR=05, A=#FF
LD(aaaa),A OFFSET PTR=06, A=#FF

```

```

00000000000000000001111111111111111111222222222222222222233333333333333333334444444444444444444
0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF
LDI OFFSET PTR DE=05, (HL)=#FF
LDI OFFSET PTR DE=06, (HL)=#FF
LDI OFFSET PTR DE=07, (HL)=#FF
LDI OFFSET PTR DE=08, (HL)=#FF
LDI OFFSET PTR DE=09, (HL)=#FF
RRD OFFSET PTR HL=06, A=#0F
RRD OFFSET PTR HL=07, A=#0F
RRD OFFSET PTR HL=08, A=#0F
RRD OFFSET PTR HL=09, A=#0F
RRD OFFSET PTR HL=0A, A=#0F
SET 2,(HL) OFFSET PTR HL=04,05,06,07 (RED+BLACK=UPDATE)
RL (HL) OFFSET PTR HL=04,05,06,07 (BLACK=UPDATE)


```

Note : WinApe 2.0 Beta 3 wrong on LDI (page 3) and EX(SP),HL (page 4) (Ok with others instructions)

SKREW DISP ON R0 RUPTURE

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKREW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```




```
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
OUT R8,#10/OUT R8,0 (8 us) FROM CB=#38 (CR0=R
```


INTERRUPT DELAY FROM R2

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE VRAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```

```
DELAY BETWEEN HSYNC (C0=R2) AND INTERRUPTION (INT)
WHEN R3=0E, INTERRUPT OCCURS #0F uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0D, INTERRUPT OCCURS #0E uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0C, INTERRUPT OCCURS #0D uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0B, INTERRUPT OCCURS #0C uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=0A, INTERRUPT OCCURS #0B uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=09, INTERRUPT OCCURS #0A uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=08, INTERRUPT OCCURS #09 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=07, INTERRUPT OCCURS #08 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=06, INTERRUPT OCCURS #07 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=05, INTERRUPT OCCURS #06 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=04, INTERRUPT OCCURS #05 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=03, INTERRUPT OCCURS #04 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=02, INTERRUPT OCCURS #03 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=01, INTERRUPT OCCURS #02 uSEC AFTER C0=R2 (#FF=NO INT)
WHEN R3=00, INTERRUPT OCCURS #11 uSEC AFTER C0=R2 (#FF=NO INT)

USYNC DURATION (6=8100 ON CRT 0,3,4)(0=8400 ALL CRT / n=8400 CRT 1,2)
R3 High=5 )) SIZE=80400 uSEC
R3 High=0 )) SIZE=80400 uSEC

DELAY OF 'CALL TO #38' ON INTERRUPTION IS 05 uSEC (RST#38=4 uSEC)

CRTIC 2
```


DELAY BETWEEN HSINC (C0=R2) AND INTERRUPTION (IM2)

WHEN	R3	INTERRUPT OCCURS	#	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=0E	INTERRUPT OCCURS	#0F	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=0D	INTERRUPT OCCURS	#0E	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=0C	INTERRUPT OCCURS	#0D	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=0B	INTERRUPT OCCURS	#0C	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=0A	INTERRUPT OCCURS	#0B	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=09	INTERRUPT OCCURS	#0A	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=08	INTERRUPT OCCURS	#09	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=07	INTERRUPT OCCURS	#08	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=06	INTERRUPT OCCURS	#07	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=05	INTERRUPT OCCURS	#06	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=04	INTERRUPT OCCURS	#05	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=03	INTERRUPT OCCURS	#04	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=02	INTERRUPT OCCURS	#03	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=01	INTERRUPT OCCURS	#02	uSEC	AFTER	C0=R2	(#FF=NO INT)
WHEN	R3=00	INTERRUPT OCCURS	#11	uSEC	AFTER	C0=R2	(#FF=NO INT)

HSINC DURATION (S=8180 ON CRT 0,3,4) (0=8400 ALL CRT / n=8400 CRT 1,2)

R3 High=0) SIZE=80400 uSEC


R3 High=0) SIZE=80400 uSEC

DELAY OF INTERRUPTION CALL (IM2) IS 07 uSEC

CRTC 2

UPDATE CRTC R0 TIMING

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!
```



R13 UPDATE IN 4 USEC SCREENS (R0=3)

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE VRAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```

Not available on CRTIC 2

R13 UPDATE IN 2 USEC SCREENS (R0=1)

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE VRAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2,LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```

Not available on CRTIC 2


R13 UPDATE IN 1 USEC SCREENS (R0=0)

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```

Not available on CRTIC 2


GATE ARRAY PIXELISATION



```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE VRAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUNI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```



GATE ARRAY INKERISATION


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT <> CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```





GATE ARRAY MODERISATION


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```





HSYNC DELAY ON MODE UPDATE, R2 UPDATE/R3 LENGTH 2 to 0

```


CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD, UPD R2, LGTH R3 (2,1,0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
    
```





R2 UPDATE DURING & AFTER HSYNC

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```



R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON C0=#0D0E0F10, OUT R2,#12 (+ R2=#2E ON C0=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON C0=#0D0E0F10, OUT R2,#13 (+ R2=#2E ON C0=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R2,#14 (+ R2=#2E ON CO=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRIC 2

R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R2,#15 (+ R2=#2E ON CO=#23)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRIC 2


R2 UPDATE DURING HSYNC
R2=#0B / R3=10 / ON C0=#0D0E0F10, OUT R2,#16 (+ R2=#2E ON C0=#23)

00	02	04	06	08	0A	0C	0E	10	12	14	16	18	1A	1C	1E	20	22	24	26
01	03	05	07	09	0B	0D	0F	11	13	15	17	19	1B	1D	1F	21	23	25	27

CRTC 2

R3 UPDATE DURING HSYNC

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC USYNC FROM PPI.PORTB.0=1 !!
```



R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CB=#0D0E0F10, OUT R3,#01 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08
01 03 05 07 09

1C 1E 20 22 24 26
1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CB=#0D0E0F10, OUT R3,#02 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08
01 03 05 07 09

1C 1E 20 22 24 26
1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / OM CB=#0D0EBF10, OUT R3.#03 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / OM CB=#0D0EBF10, OUT R3.#04 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CB=#0D0EBF10, OUT R3,#05 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CB=#0D0EBF10, OUT R3,#06 (+ R2=#2E ON CB=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

R3 UPDATE DURING HSYNC

R2=#0B / R3=10 / ON CO=#0D0E0F10, OUT R3,#07 (+ R2=#2E ON CO=#2A)

00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

00 02 04 06 08 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 11 13 15 17 19 1B 1D 1F 21 23 25 27
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26

CRTC 2

VSYNC CONDITIONS

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

VSYNC MANAGEMENT DURING R3

```
R3 APPLIED ON ALL VALUES OF C4
R2=50, R3=12, R0=63 : V1=#5E, V2=#5F
R2=50, R3=13, R0=63 : V1=#5E, V2=#5F
R2=50, R3=14, R0=63 : V1=#5E, V2=#5E
R2=50, R3=15, R0=63 : V1=#5E, V2=#5E
```

```
R3 APPLIED ON ALL VALUES OF C4, EXCEPTED WHEN C4=R7 (C9=0)(THEN R3=12)
R2=50, R3=12, R0=63 : V1=#5E, V2=#5F
R2=50, R3=13, R0=63 : V1=#5E, V2=#5F
R2=50, R3=14, R0=63 : V1=#5E, V2=#5E
R2=50, R3=15, R0=63 : V1=#5E, V2=#5E
R2=50, R3=15, R0=63 : V1=#5E, V2=#5E ON PREVIOUS LINE
```


```
VSYNC CONDITIONS IN HSYNC (R2=#2E/R3=14)
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=0, C0v=#3A:#5E
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=0, C0v=#3E:#5E
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=1, C0v=#3A:#5E
>> UPD R7=C4 ON C9=0, C0v=#35 PPI.B ON C9=1, C0v=#3E:#5E
```

```
PPI STATUS Sus BEFORE R7=C4 :#5E
PPI STATUS Sus AFTER UPD R7(<)C4 (R7=C4 BEFORE)(VSYNC CANCEL)(C9=0):#5E
PPI ST C0=46 IS LINES AFTER R7=C4 ON C0vsio=#1E:5F,5F,5F,5F,5E,5E
```

CRTC 2

R1 STORIES

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!
```




CRTC 2 R1 STORIES
STORY 2 : R1) R0 WHEN C9-R9 & C9()R9
PROCESS : UPDATE R1 ON 16 LINES (64 x 7, 40 (C9=7))+(40 x 7, 84(C9=7))
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27
(L1)AT #C000+(5x80)
(L2)AT #C000+(6x80)
(L2)AT #C000+(6x80)
(L3)AT #C000+(7x80)


CRTC 2 R1 STORIES
STORY 3 : R1=0 EFFECT (EACH LINE : 4 x OUT R1,0/OUT R1,40)
PROCESS : UPDATE R1=0 FOR 4x8 Lines FROM C0=3C, C0=3D, C0=3E, C0=3F
00 02 04 06 08 0A 0C 0E 10 12 14 16 18 1A 1C 1E 20 22 24 26
01 03 05 07 09 0B 0D 0F 11 13 15 17 19 1B 1D 1F 21 23 25 27

R6 STORIES

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) USYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC USYNC FROM PPI.PORTB.0=1 !!
```




CRTC 2 R6 STORIES (3 RUPTURES ON SCREEN)
102-58 L. PATCHWORK R6-0/8 FROM VERY 1ST LINE OF MIDDLE SCREEN RUPT (C4-8, C9-8)



CRTC 2 R6 STORIES (3 RUPTURES ON SCREEN)
TB3-58 L. PATCHWORK R6-B/R FROM 2ND LINE OF MIDDLE SCREEN RUPTURE (C4-B,C9-1)

CRTC 2 R6 STORIES (3 RUPTURES ON SCREEN)
TB4-1ST LINE IN DISPLAY AREA : SEQUENCE R6-B/R6-B/ WHEN R1>R0

CRTC 2 R6 STORIES (3 RUPTURES ON SCREEN)
T05-50 L. FROM 2ND LINE IN DISP AREA : PATCHWORK R6=0/R6=8 WHEN R1/R0



CRTC 2 R6 STORIES -AGAIN-
T06A-0M C4=9/C9=0 PATCHWORK R6=9/25 IN DISP AREA FOR 64 LINES

KRYC 2 R6 STORIES -AGAIN-
T06B-ON C4=9/C9=1 PATCHWORK R6=9/25 IN DISP AREA FOR 64 LINES

KRYC 2 R6 STORIES -AGAIN-
T06C-ON C4=9/C9=1 PATCHWORK R6=8/25 IN DISP AREA FOR 64 LINES

CRTC 2 R6 STORIES -LAST LINE-
R6=0/FF FROM C0=2 ON C4=R4, C9=0..7, PREVIOUS R6=R4+1

..7, PREVIOUS R6=R4+1

CRTC 2 R6 STORIES -LAST LINE-
R6=0/FF FROM C0=2 ON C4=R4, C9=0

CRTC 2 R6 STORIES -LAST LINE-
R6=0/FF FROM C0=2 IN U.ADJ ZONE (R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

(R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3


CRTC 2 R6 STORIES -LAST LINE-
R6=0/FF FROM C0=2 IN U.ADJ ZONE



CRTC 2 R6 STORIES -LAST LINE-
R6=R4+1/FF FROM CB=2 IN U.ADJ ZONE (R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

CRTC 2 R6 STORIES -LAST LINE-
R6=R4+1/FF FROM CB=2 IN U.ADJ TO
NE (R5=16) (C4=fnc(CRTC)) PREVIOUS R6=R4+3

RVNI (NON INVISIBLE VERTICAL RUPTURE)


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RVNI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```





ANALYZER / FORCED STABILISATION ON R0=0

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```



```
TEST R01 : R0=0 WHEN R4(>0), R9(>0)
UNABLE TO FIX : PRB NOT ISSUED FROM C4/C9 / OTHER PROBLEM TO IDENTIFY
CRTC 2
```


R5 SCANNER (for CRTC 1)

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
(O) CRTC 2 RUMB
(F0) BOUNGA:CRTC 2 ZERO!
(F1) INTERLACE VM (27 TST)
```

Only for CRTC 1


R5 STORIES / INTERACTIVE TEST

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```

Only for CRTIC 1

OFFSET UPDATE

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!
```




CRTC 2 UPD R12/R13=#1000 CRT 2 ON C4=R4=1, C9=7, R1=#28
UPD R12 ON C8vcc=#29
CRTC 2 UPD R12/R13=#1000 CRT 2 ON C4=R4=1, C9=7, R1=#28
UPD R12 ON C8vcc=#29

« RVMB »


```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!

(O) CRTC 2 RVMB
(F0) BOUNGA:CRTC 2 ZERO!
(F1) INTERLACE VM (27 TST)
```
























BOUNGA : CRTC 2 R4=R9=0 FORCED

```
CPC SHAKER 1.8 / LONGSHOT. LOGON SYSTEM
(1) UPDATE URAM VS CRTC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT <> CRTC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTC VSYNC FROM PPI.PORTB.0=1 !!
```

(0) CRTC 2 RUMB
(F0) BOUNGA:CRTC 2 ZERO!
(F1) INTERLACE VM (27 TST)



INTERLACE VM

```
CPC SHAKER 1.8 / LONGSHOT, LOGON SYSTEM
(1) UPDATE URAM VS CRTIC (14 TST)
(2) SKEW DISP ON R0 RUPTURE (5 TST)
(3) INTERRUPT DELAY FROM R2 (18 CALC)
(4) UPDATE CRTIC R0 TIMING (7 TST)
(5) R13 UPDATE IN 4 USEC SCREENS (R0=3) (5 TST)
(6) R13 UPDATE IN 2 USEC SCREENS (R0=1) (5 TST)
(7) R13 UPDATE IN 1 USEC SCREENS (R0=0) (5 TST)
(8) GATE ARRAY PIXELISATION
(9) GATE ARRAY INKERISATION (3 TST)
(E) GATE ARRAY MODERISATION
(R) HSYNC DELAY MODE UPD,UPD R2, LGTH R3 (2.1.0)(3 TST)
(T) R2 UPD DURING & AFTER HSYNC (6 TST)
(Y) R3 UPD DURING HSYNC (8 TST)
(U) R4 & R9 CHECKING (6 TST (IN PROGRESS))
(I) VSYNC CONDITIONS (16 TST)
(O) R1 STORIES (7 TST)
(P) R6 STORIES (11 TST)
(RETURN) RUMI LTD
(CAPS) ANALYZER / FORCED STAB CRTIC 0 R0=0 (4 CONF)
(CTRL) R5 SCANNER / (TAB) R5 STORIES (INTERACTIVE)
(COPY) CRTIC 2 OFFSET
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTIC CNT (<) CRTIC CAR DISPLAY
!! REF C0vs=0 DEFINED FROM CRTIC VSYNC FROM PPI.PORTB.0=1 !!

(O) CRTIC 2 RUMB
(F0) BOUNGA: CRTIC 2 ZERO!
(F1) INTERLACE VM (27 TST)
```

```
CRTIC 2 INTERLACE VIDEO MODE
CALC WITH R6=#18:
R8-3 ON LINE 0 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON LINE 1 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON LINE 2 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON LINE 3 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON LINE 4 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=#4E00 usec (R9=7)(R7=0)
CALC WITH R6=#7F:
R8-3 ON LINE 0 : FRAME SIZE=#4E00 usec (R9=7)(R7=0)
R8-3 ON LINE 1 : FRAME SIZE=#4E20 usec (R9=7)(R7=0)
R8-3 ON LINE 2 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON LINE 3 : FRAME SIZE=#4E20 usec (R9=7)(R7=0)
R8-3 ON LINE 4 : FRAME SIZE=#4E40 usec (R9=7)(R7=0)
R8-3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=#4E00 usec (R9=7)(R7=0)
R7=#18, BEFORE R6
CALC WITH R6=#18:
R8-3 ON LINE 0 : FRAME SIZE=#3020 usec (R9=7)(R7=0)
R8-3 ON LINE 1 : FRAME SIZE=#3020 usec (R9=7)(R7=0)
R8-3 ON LINE 2 : FRAME SIZE=#3020 usec (R9=7)(R7=0)
R8-3 ON LINE 3 : FRAME SIZE=#3020 usec (R9=7)(R7=0)
R8-3 ON LINE 4 : FRAME SIZE=#3020 usec (R9=7)(R7=0)
R8-3 ON RASTER LINE 2 / R8=0 ON LINE 43 / FRAME SIZE=#3000 usec (R9=7)(R7=0)
```


CRIC 2 INTERLACE VIDEO MODE

R8 UPDATE DELAY + 0 FRAME DELAY
R8-3 ON C8-0 CB=#3D : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-0 CB=#3E : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-0 CB=#3F : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-1 CB=#00 : FRAME SIZE=#4E20 usec (R9=7)
R8-3 ON C8-1 CB=#01 : FRAME SIZE=#4E20 usec (R9=7)

R8 UPDATE DELAY + 0 FRAME DELAY
R8-3 ON C8-0 CB=#3D : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-0 CB=#3E : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-0 CB=#3F : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-1 CB=#00 : FRAME SIZE=#4E20 usec (R9=7)
R8-3 ON C8-1 CB=#01 : FRAME SIZE=#4E20 usec (R9=7)

R8 UPDATE DELAY + 1 FRAME DELAY
R8-3 ON C8-0 CB=#3D : FRAME SIZE=#4E60 usec (R9=7)
R8-3 ON C8-0 CB=#3E : FRAME SIZE=#4E60 usec (R9=7)
R8-3 ON C8-0 CB=#3F : FRAME SIZE=#4E60 usec (R9=7)
R8-3 ON C8-1 CB=#00 : FRAME SIZE=#4E40 usec (R9=7)
R8-3 ON C8-1 CB=#01 : FRAME SIZE=#4E40 usec (R9=7)

DELAY FOR EVEN+ODD FRAME (E/O R6=50/50, 7F/50, 50/7F, 7F/7F)
R8-3 ON LINE 0 : FRAME SIZE=#9C60 usec (R9=7)(R7=0)
R8-3 ON LINE 0 : FRAME SIZE=#9C40 usec (R9=7)(R7=0)
R8-3 ON LINE 0 : FRAME SIZE=#9C80 usec (R9=7)(R7=0)
R8-3 ON LINE 0 : FRAME SIZE=#9C80 usec (R9=7)(R7=0)

INTERLACE C4/C9 COUNTERS

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0


(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!


CRTC 2 INTERLACE ON TESTS - C4/C9 COUNTING IN IVM PERIOD (REMOVE ZONE)

NEXT SCREEN : C4=6, C9=0 >> UPD R9=7, R8=3 (+3105)
EXIT IVM MODE ON C9=0 >> UPD R9=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=libx R5=libx



Or this




CRTC 2 INTERLACE VM TESTS - C4/C9 COUNTING IN IVM PERIOD (MODE 200E)

NEXT SCREEN : C4=6, C9=1 >> UPD R9=7, R8=3 (+3105)
EXIT IVM MODE ON C9=0 >> UPD R9=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=026 R5=000




Or this



NTSC 2 INTERLACE ON TESTS - C4/C9 COUNTING IN IVM PERIOD (MOVE ZONE)

NEXT SCREEN : C4=6, C9=2 >> UPD R9=7, R8=3 (+310S)
EXIT IVM MODE ON C9=0 >> UPD R9=7, R8=0


AUTOSYNC ON PREVIOUS SCREEN TEST: R4=R26 R5=R00




CRTC 2 INTERLACE VM TESTS - C4/C9 COUNTING IN IOM PERIOD (MAUVE ZONE)

NEXT SCREEN : C4=6, C9=3 >> UPD R9=7, R8=3 (+310S)
EXIT IOM MODE ON C9=0 >> UPD R9=7, R8=0

AUTOSYNC ON PREVIOUS SCREEN TEST: R4=#26 R5=#00








CRTC 2 INTERLACE ON TESTS - C4/C9 COUNTING IN ION PERIOD (REMOVE ZONE)

NEXT SCREEN : C4=6, C9=5 >> UPD R9=7, R8=3 (+3105)
EXIT ION MODE ON C9=0 >> UPD R9=7, R8=0

AUTOSHNC ON PREVIOUS SCREEN TEST: R4=#26 R5=#00








INTERLACE CRTC 2 C9 STRANGER THING

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT, LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE VSYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!



FAKE VSYNC ON CRTC 2

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE VSYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC VSYNC SET PPI.PORTB.0=1 !!

Not Stable



CRTC 2 - TRYING FAKE VSYNC VIA PPI PORT B
R2=50 / R3=14 >> VSYNC OFF ON CRTC 2
FAKE VSYNC ON IF SCREEN STABLE

TRIPPING FAKE USYNC VIA PPI PORT B MIDDLE SCREEN
FAKE USYNC OR IF USYNC BLACK BAND

CRTC 2


CRTC 2 FIND C0 MIN

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM


- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0


(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!










Screen KO (compare to CRTC 1 for stable screen)



Screen KO

(compare to CRTC 1 for stable screen)


CRTC 2 - 1 LINE RUPTURE


CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!





LOGON SYSTEM PRESENTS THE 1ST RLAL ON CRIC 2

CRIC 2

CRTC 1 - BUG OUTI R0

CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM

- (1) INTERLACE C4/C9 COUNTERS
- (2) INTERLACE CRTC 2 C9 STRANGER THING
- (3) FAKE USYNC ON CRTC 2
- (4) CRTC 2 FIND C0 MIN
- (5) CRTC 2 RLAL
- (6) CRTC 1 BUG OUTI R0

(S) BE00 CHECK (CRTC 1)

(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<) CRTC CAR DISPLAY
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!

Only for CRTC 1

CRTC 1- BE00 CHECK

```
CPC SHAKER 1.8 - ADDITIONAL MODULE / LONGSHOT. LOGON SYSTEM  
(1) INTERLACE C4/C9 COUNTERS  
(2) INTERLACE CRTC 2 C9 STRANGER THING  
(3) FAKE USYNC ON CRTC 2  
(4) CRTC 2 FIND C0 MIN  
(5) CRTC 2 RLAL  
(6) CRTC 1 BUG OUTI R0
```

```
(S) BE00 CHECK (CRTC 1)
```

```
(DEL) RUN ALL TEST (4 SEC EACH) / Z80A SYNC ON CRTC CNT (<>) CRTC CAR DISPLAY  
!! REF C0=0 DEFINED FROM THE MICROSEC WHEN CRTC USYNC SET PPI.PORTB.0=1 !!
```

Only for CRTC 1